Assembly / RISC-V
During the courses “Digital Elektronics & CPUs”, “Computer Architecture and System Software” and “Operating systems”, we learned about assembly.
I always have found it very interesting because it is the border between hardware and software.
RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles.
One small project can be found here:
